Realization of dual-gated Ge-Si x Ge 1−x core-shell nanowire field effect transistors with highly doped source and drain Junghyo We demonstrate dual-gated germanium ͑Ge͒-silicon germanium ͑Si x Ge 1−x ͒ core-shell nanowire ͑NW͒ field effect transistors ͑FETs͒ with highly doped source ͑S͒ and drain ͑D͒. A high-HfO 2 gate oxide was deposited on the NW by atomic layer deposition, followed by TaN gate metal deposition. The S and D regions of NW were then doped using low energy ͑3 keV͒ boron ͑B͒ ion implantation with a dose of 10 15 cm −2 . The electrical characteristics of these devices exhibit up to two orders of magnitude higher current and an improved ON/OFF current ratio by comparison to dual-gated NW FET with undoped S/D. © 2009 American Institute of Physics. ͓DOI: 10.1063/1.3079410͔
As the dimensions of complementary metal-oxidesemiconductor ͑CMOS͒ devices reach the tens of nanometers scale, device scaling is hindered by short channel effects and variability in device fabrication.
1,2 Semiconductor nanowire ͑NW͒ field effect transistors ͑FETs͒ have gained interest as an alternative device structure [3] [4] [5] primarily because a reduced short channel effect can be achieved in NW FETs in the gate-all-around device geometry. 6 Most of the reported electrical characteristics of NW FETs to date are based on devices with metal ͑Schottky͒ contacts. [7] [8] [9] In these devices, the performance, namely, ON current and ON/OFF current ratio, can be significantly limited by the metal-semiconductor Schottky barrier and the contact resistance at source ͑S͒ and drain ͑D͒ regions. In addition, an ambipolar behavior is usually observed in these devices.
In order to realize high performance NW FETs, achieving a high doping level, typically of ϳ10 20 cm −3 or higher, in the S/D regions is necessary. Highly doped S/D allows efficient carrier injection into NWs and a low contact resistance. 10 To date, NW FETs with highly doped S/D have been reported for Si NWs using either ion implantation 11, 12 or axial doping modulation for NWs grown via the vaporliquid-solid ͑VLS͒ mechanism. 13 Ge NW FETs and Ge-Si x Ge 1−x core-shell NW FETs are of interest because of higher mobility than Si and CMOS compatibility. Particularly, Ge-Si core-shell NWs provide a high mobility onedimensional hole gas 14 as well as a better interface for highgate oxide deposition. 15 Here we demonstrate a high performance dual-gated Ge-Si x Ge 1−x core-shell NW FET with highly doped S/D realized by low energy ion implantation. Such devices show two orders of magnitude higher current compared to NW FETs with nominally undoped S/D, as well as an improved ON/OFF current ratio.
Our Ge-Si x Ge 1−x NWs were grown on Si ͑111͒ substrates in an ultrahigh vacuum chemical vapor deposition chamber via the VLS growth mechanism and using Au as catalyst. The Ge core was first grown at a total pressure of 5 Torr and a temperature of 285°C using 60 SCCM ͑SCCM denotes standard cubic centimeters per minute at STP͒ GeH 4 ͑10% diluted in He͒. The Si x Ge 1−x shell was epitaxially grown in the same growth chamber by coflowing SiH 4 and GeH 4 at a growth chamber temperature of 400°C. The Si x Ge 1−x shell had a thickness of ϳ4 nm and an approximate Si content of x = 0.3, as evidenced by transmission electron microscopy and energy dispersive x-ray spectroscopy.
The process flow for the fabrication of the NW FETs investigated here is outlined in Fig. 1 . After growth, the NWs were suspended in an ethanol solution and dispersed onto a dielectric substrate ͓Fig. 1͑a͔͒ consisting of a 10 nm thick HfO 2 layer grown on a n-type Si ͑100͒ wafer, which can serve as back-gate. The NW dispersed sample was first dipped in ϳ1% hydrofluoric ͑HF͒ acid for 20 s and cleaned with the de-ionized water. The sample was then annealed at 500°C for 5 min in an NH 3 ambient, a process typically used to reduce the density of uncompensated Ge surface states. 16 This was followed by atomic layer deposition ͑ALD͒ of HfO 2 dielectric film with a nominal thickness of 8.5 nm, as shown in Fig. 1͑b͒ . Next, a 100 nm thick TaN metal gate ͑G͒ electrode was defined using e-beam lithography ͑EBL͒, sputtering, and lift-off. The HfO 2 layer deposited on the S and D regions of the NW-FET was etched using a ϳ3% HF solution. Using the self-aligned process described above, two types of devices were then fabricated. In one set of devices, metal S/D contacts were realized using EBL, 100 nm nickel ͑Ni͒ deposition, and lift-off as shown in Fig. 1͑d͒ . As such, the S/D metal contacts were defined onto nominally undoped sections of the NW.
In a second set of devices, once the gate area was defined, the sample was subsequently ion-implanted with B. The implantation was done at a dose of 1 ϫ 10 15 cm −2 , with an ion energy of 3 keV, at a tilt angle of 32°, and rotating 360°during the implantation ͓Fig. 1͑c͔͒. All devices underwent a 5 min 600°C rapid thermal anneal in an N 2 ambient to activate the implanted B dopants in the S/D areas of the NW-FET. 17 As such, the NW sections not covered by the gate became highly doped, while the relatively thick TaN film prevented the B ions to reach the NW. Ni S/D contacts were fabricated using EBL, metal deposition, and lift-off as shown in Fig. 1͑d͒ . After contact metal deposition, the devices were annealed at 300°C for a minute. Figure 1͑e͒ shows a scanning electron micrograph ͑SEM͒ of the fabricated device.
We first address the electrical characteristics of dualgated NW FETs without B-doping in the S/D regions ͑Fig. Two observations are apparent from the data of Fig. 2͑a͒ . First, the ON current is very low: at V bg = 0 V the device shows a maximum current of 120 nA at V d = V g = −2.0 V and an ON current I on = 40 nA. The low I on value translates into a very low I on / I off ratio, equal to 20 for the data in Fig. 2 at V bg = 0 V. The low I on is largely limited by the resistance of the NW sections not covered by the top-gate, which acts as a series resistance ͑R s ͒, combined with the metal to NW contact resistance ͑R c ͒ at the S/D. The measured channel resistance ͑R m ͒ is the sum of R c , R s , and the top-gated channel resistance ͑R ch ͒. In order to roughly estimate the fraction of R c and R s in R m , we estimate R ch by assuming a typical mobility ͑͒ value of ϳ80 cm 2 / V s, determined by a fourpoint gate dependent measurement on the same intrinsic Ge-Si x Ge 1−x core-shell NWs. The expected value of R ch at V g = −1.0 V using R ch = L g ͓C ox ͑V g − V T ͔͒ −1 is ϳ46 k⍀; C ox represents the NW capacitance per unit length. For this estimate, the capacitance value of C ox = 1.56 nF/ m was calculated using a finite element method ͑Ansoft Q3D Extractor®͒. On the other hand, the extracted R m value at V g = −1.0 V is 6.2 M⍀. Clearly, the intrinsic channel resistance represents only a small fraction of the total device resistance, which is primarily dominated by the contact and series resistances, which, in turn, are large because the S/D areas are nominally undoped.
Second, the device performance can be significantly changed by applying a back-gate bias. A negative V bg value increases the hole concentration in the NW sections not covered by the top-gate, thereby reducing R c and R s . The data of Fig. 2 show a tenfold increase in ON current for V bg = −1.5 V compared to V bg = 0 V, and a corresponding increase in I on / I off to 130. The subthreshold slope ͑SS͒, defined as SS= −͓d͑log 10 
.05 V, decreases from 420 mV/decade for V bg = 0 V to 360 mV/decade for V bg = −1.5 V. The overall performance enhancement is primarily due to reduced R s and R c with applied V bg , resulting in an increase in I d . 18 This observation confirms that the performance of NW FETs with undoped S/D is significantly limited by the contact and series resistances.
In Fig. 3͑a͒ , we show the output ͑main panel͒ and subthreshold ͑inset͒ characteristics for a NW FET, where the NW sections not covered by the top-gate were B-doped us- ing low ͑3 keV͒ energy ion implantation at a dose of 1 ϫ 10 15 cm −2 . The NW diameter is 36 nm, and the device dimensions are L g = 720 nm and L s = 850 nm. The implantinduced damage in the Ge crystal structure can be removed after a short anneal at 400°C, thanks to a faster defect removal and regrowth velocity than Si. 19 For the above implant conditions, we expect a doping concentration of 10 19 -10 20 cm −3 in the NW sections not covered by the topgate and a corresponding resistivity ͑͒ of 2.56ϫ 10 −3 Ϯ 1.9 ϫ 10 −4 ⍀ cm. 17 Furthermore, the high B-doping level also translates into low Ni/NW specific contact resistivity values of 1.1ϫ 10 −9 Ϯ 2.2ϫ 10 −10 ⍀ cm 2 and corresponding R c values of 300Ϯ 200 ⍀. 17 Based on these data, the estimated value of external resistance R s + R c for the NW FET with B-doped S/D in Fig. 3͑a͒ is 21 .7Ϯ 1.8 k⍀. The NW FET with doped S/D in Fig. 3͑a͒ shows a maximum current of I max =11 A measured at V g = −2.0 V and a subthreshold slope of SS= 270 mV/ decade. The SS value is relatively high compared to the thermal limit of 60 mV/decade and could stem from a high interface trap density. The ON current has a value I on =2 A at V d = −1.0 V, corresponding to an I on / I off ratio of ϳ200. For comparison, in Fig. 3͑b͒ we show the output ͑main panel͒ and subthreshold ͑inset͒ characteristics for the NW FET with undoped S/D at V bg =0 V, examined in Fig. 2 . Note that the two devices in Fig. 3 have similar L g and L s dimensions. Compared with the undoped S/D NW FET in Fig. 3͑b͒ , the I max of the top-gated device with B-doped S/D is two orders of magnitude larger, and the I on / I off ratio shows a tenfold increase. Clearly, the device performance is enhanced after S/D B-doping. The device resistance R m measured at V g = −1.0 V in the linear ͑small V d ͒ regime is 130 k⍀. Using R m = R c + R s + R ch along with estimates for R c and R s , R ch is estimated to be ϳ108 k⍀. Thus, R c and R s are small relative to R ch , and the operation of our Ge-Si x Ge 1−x NW-FET is now primarily limited by R ch rather than R c and R s . The corresponding effective mobility, extracted using the calculated gate capacitance per unit length of C ox = 0.95 nF/ m, is eff =60 cm 2 / V s. In summary, we demonstrate a dual-gated Ge-Si x Ge 1−x core-shell NW-FET with B-doped S/D using ion implantation. The device shows an enhanced performance with respect to NW FETs with undoped S/D, thanks to reduced series and contact resistances combined with efficient carrier injection from the doped S/D. 
